Two Optimization Ways of DDR3 Transmission Line Equal-Length Wiring Based on Signal Integrity
Abstract
Full Text:
PDFReferences
Gong Yonglin. The hot spots of printed circuit technology in 2020.
Printed Circuit Information, 28(2):1–11, 2020.
Myeonghoon Oh, Youngwoo Kim, Hag Young Kim, Young Kyun Kim,
and Jinsung Kim. Wire optimization and delay reduction for high-performance on-chip interconnection in gals systems. Etri Journal, 39(4):582–591, 2017.
Yuan Wei-Qun, Song Jian-Yuan, Chen Shi-Rong, Suntak Technology Co, and LTD. Research and optimization design of high-speed pcb based on signal integrity. Journal of Guangdong University of Technology, 36(6):74–79, 2019.
L.W.; Zhao Z.L. Yang, C.Z.; De. Research on signal integrity in high
speed digital pcb board design. Automation and Instrumentation, (9):1–4, 2018.
Yuan Wei-Qun, Song Jian-Yuan, Chen Shi-Rong, Suntak Technology Co, and LTD. Research and optimization design of high-speed pcb based on signal integrity. Journal of Guangdong University of Technology, 36(6):74–79, 2019.
Zhang Min. Signal integrity and design optimization of high speed
parallel bus interface. Wireless Internet Technology, 15(6):3–4, 2019.
Nastaran Soleimani, Mohammad G H Alijani, and Mohammad Hassan Neshati. Crosstalk analysis of multi-microstrip coupled lines using transmission line modeling. International Journal of Rf and Microwave Computer-aided Engineering, 29(6), 2019.
Y.; Wen C.L. Yong, J.H.; Ting. PADS software foundation and application examples. Publishing House of Electronics Industry, 2019.
Teng Li. A study on si simulation of high-speed interconnection channel. Electronics and Packaging, 18(12):37–40, 2018.
H. Sasaki, M. Kanazawa, T. Sudo, A. Tomishima, and T. Kaneko. New frequency dependent target impedance for ddr3 memory system. pages 1–4, 2011.
C. Liao, B. Mutnury, C. Chen, and Y. Lee. Pcb stack-up design
and optimization for next generation speeds. In 2016 IEEE 25th
Conference on Electrical Performance Of Electronic Packaging And
Systems (EPEPS), pages 155–158, 2016.
Nastaran Soleimani, Mohammad GH Alijani, and Mohammad H Neshati. Crosstalk analysis at near-end and far-end of the coupled transmission lines based on eigenvector decomposition. AEU-International Journal of Electronics and Communications, 112:152944, 2019.
X. Ye and C. Ye. Transmission lines and basic signal integrity. In 2018 IEEE Symposium on Electromagnetic Compatibility, Signal Integrity and Power Integrity (EMC, SI PI), pages 1–51, 2018.
Wang Xiaojing, Ye Ming, and Ma Yan. Research crosstalk between
parallel interconnects. Electronic Measurement Technology, 2015.
J. Fan, X. Ye, J. Kim, B. Archambeault, and A. Orlandi. Signal integrity design for high-speed digital circuits: Progress and directions. IEEE Transactions on Electromagnetic Compatibility, 52(2):392–400, 2010.
Dong Zhang, L. I. Qiong, and Qianqin Qin. Application of simulation analysis based on ibis model to sdram pcb design. Journal of Wuhan University, 2011.
A. K. Pandey. Power-aware signal integrity analysis of ddr4 data bus in onboard memory module. In 2016 IEEE 20th Workshop on Signal and Power Integrity (SPI), pages 1–4, 2016.
Nastaran Soleimani, Mohammad GH Alijani, and Mohammad H Neshati. Crosstalk analysis of multi-microstrip coupled lines using transmission line modeling. International Journal of RF and Microwave
Computer-Aided Engineering, 29(6):e21677, 2019.
S. Muller, T. Reuschel, R. Rimolo-Donadio, Y. H. Kwark, H. Bruns, and C. Schuster. Energy-aware signal integrity analysis for high-speed pcb links. IEEE Transactions on Electromagnetic Compatibility, 57(5):1226–1234, 2015.
Jie Tang, Yi Gong, and Zhen Guo Yang. Failure analysis on cracking of blind and buried vias of printed circuit board for high-end mobile phones. Soldering and Surface Mount Technology, 31(4), 2019.
Liu Lu, Cao Yuesheng, and Duo Ruihua. Design and realization of
high-density fdr interconnection switch board. Computer Engineering,
(6):3, 2016.
M S Al Salameh and M M Ababneh. Selecting printed circuit board
parameters using swarm intelligence to minimize crosstalk between
adjacent tracks. International Journal of Numerical Modelling-electronic
Networks Devices and Fields, 28(1):21–32, 2015.
Refbacks
- There are currently no refbacks.
International Journal of Electronics and Telecommunications
is a periodical of Electronics and Telecommunications Committee
of Polish Academy of Sciences
eISSN: 2300-1933