Double-gate MOSFET model implemented in VerilogAMS language for the transient simulation and the configuration of ultra low-power analog circuits
Abstract
and AC double-gate MOSFET compact model in the VerilogAMS language for the transient simulation and the configuration
of ultra low-power analog circuits. The Verilog-AMS description
of the proposed model is inserted in SMASH circuit simulator for
the transient simulation and the configuration of the Colpitts
oscillator, the common-source amplifier, and the inverter. The
proposed model has the advantages of being simple and compact.
It was validated using TCAD simulation results of the same
transistor realized with Silvaco Software.
Full Text:
PDFReferences
N. Arora, "MOSFET Modeling for VLSl Circuit Simulation: Theory and
Practice," World Scientific (1993).
International Technology Roadmap for Semiconductors. Available:
http:// www.itrs2.net (2017).
O. Samy, H. Abdelhamid, Y. Ismail, A. Zekry, " A 2D compact model
for lightly doped DGMOSFETs (P-DGFETs) including negative bias
temperature instability (NBTI) and short channel effects (SCEs),"
Microelectronics reliability, 67, 82-88 (2016).
J-P. Colinge, "FinFETs and Other Multi-Gate Transistors," Springer
(2008).
A. Amara, "Planar Double-Gate Transistor, From Technology to
Circuit," Springer (2009).
D. Stefanović, M. Kayal, M, "Structured Analog CMOS Design,"
Springer (2008).
A. Mangla, M.-A. Chalkiadaki, F. Fadhuile, T. Taris, Y. Deval, C. C.
Enz, " Design methodology for ultra low-power analog circuits using
next generation BSIM6 MOSFET compact model," Microelectronics
journal, 44, 570-575 (2013).
A.B. Bhattacharyya, "Compact MOSFET models for VLSI design,"
Wiley (2009).
B. Smaani, S. Latreche, B. Iñiguez, "Compact drain-current model for
undoped cylindrical surrounding-gate MOSFETs including short channel
effects," J. Appl. Phys., 114 (2013).
J-M. Sallese, F. Krummenacher, F. Prégaldiny, "A design oriented
charge-based current model for symmetric DG MOSFET and its
correlation with the EKV formalism," Solid-State Electronics, 49, 485-
(2012).
O. Moldovan, F. Lime, S. Barraud, B. Smaani, "Experimentally verified
drain-current model for variable barrier transistor," IET Electronics
Letters, 51, 17, 364–366 (2015).
J. Alvarado, B. Iñiguez, M. Estrada, "Implementation of the symmetric
doped double-gate MOSFET model in Verilog-A for circuit simulation,"
Int. J. Numer. Model, 23, 88–106 (2010).
O. Cobianu, M. Soffke, A. Glesner, "Verilog-A model of an undoped
symmetric dual-gate MOSFET," Int. Adv. Radio Sci, 4, 303–306 (2006).
M. Cheralathan, E. Contreras, J. Alvarado, "Implementation of nanoscale
double-gate CMOS circuits using compact advanced transport models,"
Microelectronics Journal, 44, 80–85 (2013).
Verilog-AMS User Manual, Accellera (2006).
B. Smaani, M. Bella, S. Latreche, "Compact Modeling of Lightly Doped
Nanoscale DG MOSFET Transistor," Applied Mechanics and Materials,
, 06–10 (2014).
O. Samy, H. Abdelhamid , Y. Ismail, A. Zekry, " A 2D compact model
for lightly doped DG MOSFETs (P-DGFETs) including negative bias
temperature instability (NBTI) and short channel effects (SCEs),"
Microelectronics Reliability, 67, 82-88 (2016).
Y. Taur, X. Liang, "A continuous, analytic drain-current model for DG
MOSFETs," IEEE Electron device Letters, 25, 2, 107–109 (2004).
J-M. Sallese, A. S. Porret, "A novel approach to charge-based non-quasistatic model of the MOS transistor valid in all modes of operation,"
Solid-State Electronics, 44, 887-894 (2000).
H. Børli, S. Kolberg, "Capacitance modeling of short-channel doublegate MOSFETs," Solid-State Electronics, 52, 1486–1490 (2008).
C. Enz, F. Krummenacher, A.Vittoz, "An analytical MOS Transistor
Model Valid in All Regions of Operation Dedicated to low voltage and
low current applications," Analog and integrated Circuits and Signal
Processing, 8, 83-114 (1995).
M. Bella, S. Latreche, C. Gontrand, "Nanoscale DGMOSFET: DC
modification and Analysis of Noise in RF Oscillator," Journal of Applied
Sciences, 5, 800–807 (2015).
SMASH User Manual Version 5.18 Release (2012).
Device simulator ATLAS, Silvaco International (2007)
Refbacks
- There are currently no refbacks.
International Journal of Electronics and Telecommunications
is a periodical of Electronics and Telecommunications Committee
of Polish Academy of Sciences
eISSN: 2300-1933