Low-Power High-Speed Double Gate 1-bit Full Adder Cell
Abstract
In this paper, we proposed an efficient full adder circuit using 16 transistors. The proposed high-speed adder circuit able to operate at very low voltage and maintain the proper output voltage swing and also balanced the power consumption and speed. Proposed design is based on CMOS mixed threshold voltage logic (MTVL) and implemented in 180nm CMOS technology). In the proposed technique the most time-consuming and power consuming XOR gates and multiplexor are designed using MTVL scheme. The maximum average power consumed by the proposed circuit is 6.94µW at 1.8V supply voltage and frequency of 500 MHz, which is less than other conventional methods. Power, delay, and area are optimized by using pass transistor logic and verified using SPICE simulation tool at desired broad frequency range. It is also observed that the proposed designs successfully utilized in many cases, especially whenever the lowest power consumption and delay are aimed.
References
R. Zimmermann and W. Fichtner, “Low-Power Logic Styles: CMOS versus Pass-Transistor Logic”, IEEE Journal of Solid-State Circuits, Vol. 32, 1997.
G. Hang and X. Wu, “Improved structure for adiabatic CMOS circuits design”, Microelectronics Journal, vol. 33, pp. 403–407, 2002.
J.-F. Lin, Y.-T. Hwang, M.-H. Sheu, C.-C. Ho, “A Novel High-Speed and Energy Efficient 10-Transistor Full Adder”, IEEE Transactions on Circuits and Systems-I, Vol. 54, 2007.
S.-M. Kang, Y. Leblebici, “CMOS digital integrated circuits”, Tata McGraw-Hill Education, 2003.
N. H. Weste and K. Eshraghian, “Principles of CMOS VLSI design”, Vol. 188, Addison-Wesley New York, 1985.
S. Yuan, Y. Li, Y. Yuan, Y. Liu, “Pass transistor with dual threshold voltage domino logic design using standby switch for reduced subthreshold leakage current”, Microelectronics Journal, vol. 44, pp. 1099–1106, 2013.
N. Zhuang and H. Wu, “A new design of the CMOS full adder”, IEEE journal of solid-state circuits, vol. 27, pp. 840–844, 1992.
R. Shalem, E. John, and E. John, “A novel low power energy recovery full adder cell, in: VLSI, Proceedings. Ninth Great Lakes Symposium on, IEEE, pp. 380–383, 1999.
H. T. Bui, Y. Wang and Y. Jiang, “Design and analysis of low-power 10-transistor full adders using novel xor-xnor gates”, Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, vol. 49, pp. 25-30, 2002.
R. Kumar, S. Roy, A. Bhattacharyya, An efficient low power 1-bit full adder using multi-threshold voltage scheme, in: Proc.of Int. Conf. on Advancement of Computer Communication and Electrical Technology, CRC, Taylor & Francis Group, pp. 93-97, 2016.
S. Abbasalizadeh, B. Forouzandeh, Full adder design with gdi cell and independent double gate transistor, in: Electrical Engineering (ICEE), 2012 20th Iranian Conference on, IEEE, 2012, pp. 130–134.
K. Navi, V. Foroutan, M. R. Azghadi, M. Maeen, M. Ebrahimpour, M. Kaveh and O. Kavehei, “A novel low-power full-adder cell with new technique in designing logical gates based on static cmos inverter”, Microelectronics Journal, vol. 40, pp. 1441–1448, 2009.
Y. Jiang, A. Al-Sheraidah, Y. Wang, E. Sha and J.-G. Chung, “A novel multiplexer-based low-power full adder”, Circuits and Systems II: Express Briefs, IEEE Transactions on, vol. 51, pp. 345–348, 2004.
T. T. Jeong, ‘Implementation of low power adder design and analysis based on power reduction technique”, Microelectronics Journal, vol. 39, pp. 1880–1886, 2008.
M. Alioto and G. Palumbo, “Analysis and comparison on full adder block in submicron technology’, Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 10, pp. 806–823, 2002.
A. M. Shams and M. A. Bayoumi, “A novel high-performance CMOS 1-bit full-adder cell”, Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, vol. 47, pp. 478–481, 2000.
V. Sundararajan, K. K. Parhi, Low power synthesis of dual threshold voltage CMOS VLSI circuits, in: Proceedings of the 1999 international symposium on Low power electronics and design, ACM, pp. 139–144, 1999.
C. Senthilpari, A. K. Singh and K. Diwakar, “Design of a low-power high performance, 8*8bit multiplier using a shannon-based adder cell”, Microelectronics Journal, vol. 39, pp. 812–821, 2008.
H. Pettenghi, M. J. Avedillo and J. M. Quintana, “Using multi-threshold threshold gates in rtd-based logic design: A case study”, Microelectronics Journal, vol. 39, pp. 241–247, 2008.
Downloads
Published
Issue
Section
License
Copyright (c) 2016 International Journal of Electronics and Telecommunications
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
1. License
The non-commercial use of the article will be governed by the Creative Commons Attribution license as currently displayed on https://creativecommons.org/licenses/by/4.0/.
2. Author’s Warranties
The author warrants that the article is original, written by stated author/s, has not been published before, contains no unlawful statements, does not infringe the rights of others, is subject to copyright that is vested exclusively in the author and free of any third party rights, and that any necessary written permissions to quote from other sources have been obtained by the author/s. The undersigned also warrants that the manuscript (or its essential substance) has not been published other than as an abstract or doctorate thesis and has not been submitted for consideration elsewhere, for print, electronic or digital publication.
3. User Rights
Under the Creative Commons Attribution license, the author(s) and users are free to share (copy, distribute and transmit the contribution) under the following conditions: 1. they must attribute the contribution in the manner specified by the author or licensor, 2. they may alter, transform, or build upon this work, 3. they may use this contribution for commercial purposes.
4. Rights of Authors
Authors retain the following rights:
- copyright, and other proprietary rights relating to the article, such as patent rights,
- the right to use the substance of the article in own future works, including lectures and books,
- the right to reproduce the article for own purposes, provided the copies are not offered for sale,
- the right to self-archive the article
- the right to supervision over the integrity of the content of the work and its fair use.
5. Co-Authorship
If the article was prepared jointly with other authors, the signatory of this form warrants that he/she has been authorized by all co-authors to sign this agreement on their behalf, and agrees to inform his/her co-authors of the terms of this agreement.
6. Termination
This agreement can be terminated by the author or the Journal Owner upon two months’ notice where the other party has materially breached this agreement and failed to remedy such breach within a month of being given the terminating party’s notice requesting such breach to be remedied. No breach or violation of this agreement will cause this agreement or any license granted in it to terminate automatically or affect the definition of the Journal Owner. The author and the Journal Owner may agree to terminate this agreement at any time. This agreement or any license granted in it cannot be terminated otherwise than in accordance with this section 6. This License shall remain in effect throughout the term of copyright in the Work and may not be revoked without the express written consent of both parties.
7. Royalties
This agreement entitles the author to no royalties or other fees. To such extent as legally permissible, the author waives his or her right to collect royalties relative to the article in respect of any use of the article by the Journal Owner or its sublicensee.
8. Miscellaneous
The Journal Owner will publish the article (or have it published) in the Journal if the article’s editorial process is successfully completed and the Journal Owner or its sublicensee has become obligated to have the article published. Where such obligation depends on the payment of a fee, it shall not be deemed to exist until such time as that fee is paid. The Journal Owner may conform the article to a style of punctuation, spelling, capitalization and usage that it deems appropriate. The Journal Owner will be allowed to sublicense the rights that are licensed to it under this agreement. This agreement will be governed by the laws of Poland.
By signing this License, Author(s) warrant(s) that they have the full power to enter into this agreement. This License shall remain in effect throughout the term of copyright in the Work and may not be revoked without the express written consent of both parties.
