Experimental Comparison of Synthesis Tools Altera Quartus II and Synthagate

Authors

  • Marek Węgrzyn Institute of Computer Engineering and Electronics, University of Zielona Góra, Z. Szafrana 2, 65-516 Zielona Góra, Poland
  • Andrei Karatkevich Institute of Computer Engineering and Electronics, University of Zielona Góra, Z. Szafrana 2, 65-516 Zielona Góra, Poland

Abstract

The paper presents comparison between efficiency of an industrial FPGA design software tool Altera Quartus II and similar design software tool Synthagate by Syntezza company of an academic origin. The experiments were performed using a series of examples describing the Mealy finite state machines; one hot state encoding was used in all cases. Area (number of used logical blocks) was the main parameter used for the comparison. Influence of the way of FSM description (in VHDL language) on the quality of synthesis was studied. The obtained results show that Synthagate in almost all cases performs synthesis more efficiently and essentially quicker than Altera Quartus. Section I presents motivation of the research. Section II reminds the notion of FSM. Section III describes problems which had to be solved to provide correctness of experimental comparison. Section IV presents some details about state encoding way used in the experiments. In Section V, the experimental results are presented. Section VI describes the problems related to the comparison which still have to be solved. Section VII presents the conclusions from the experiments. Section VIII suggests possible reasons of the detected situation.

References

S. Baranov, “ASMs in high level synthesis of EDA tool Synthagate,” in Proceedings of the 4th IFAC Workshop on Discrete-Event System Design, 2009, pp. 195-200.

H. Belhadj, L. Gerbaux, M.-C. Bertrand, and G. Saucier, “Specification and synthesis of communicating finite state machines,” in Synthesis for Control Dominated Circuits. Elsevier Science Publishers B.V., North- Holland, IFIP, 1993, pp. 91-102.

M. Rawski, T. Luba, Z. Jachna, and P. Tomaszewicz, “The influence of functional decomposition on modern digital design process.” in Design of Embedded Control Systems. Springer-Verlag, 2005, pp. 193-204.

M. Rawski, P. Tomaszewicz, G. Borowik, and T. Łuba, “Logic synthesis method of digital circuits design for implementation with Embedded Memory Blocks of FPGAs,” in Design of Digital Systems and Devices, ser. Lecture Notes in Electrical Engineering. Berlin Heidelberg: Springer-Verlag, 2011, vol. 79, pp. 121-144.

A. Barkalov, L. Titarenko, and O. Hebda, “Optimization of Moore finitestate- machine matrix circuit,” Pomiary, Automatyka, Kontrola, vol. 57, no. 8, 2011.

Design Software, Altera. [Online]. Available: http://www.altera.com/products/software/sfw-index.jsp

Synthezza, “Synthagate Overview.” [Online]. Available: http://synthezza.com/synthagate-overview

S. Baranov, Logic and System Design of Digital Systems. Tallinn: TUT Press, 2008.

J. Hopcroft and J. Ullman, Introduction to Automata Theory, Languages, and Computation. Addison-Wesley, 1979.

E. Moore, “Gedanken-experiments on sequential machines,” Automata Studies, Annals of Mathematical Studies, vol. 34, pp. 129-153, 1956.

G. Mealy, “A method to synthesizing sequential circuits,” Bell System Technical Journal, pp. 1045-1079, 1955.

M. Zwolinski, Digital System Design with VHDL. Pearson Education Limited, 2004.

S. Chmielewski and M. W˛egrzyn, “Modelling and synthesis of automata in HDLs,” Proceedings of SPIE : Photonics Applications in Astronomy, Communications, Industry and High-Energy Physics Experiments 2006, vol. 6347, p. 14, 2006.

S. Golson, “State machine design techniques for Verilog and VHDL,” Synopsys Journal of High-Level Design, 1994. [Online]. Available: http://www.trilobyte.com/pdf/golson_snug94.pdf

HDL Synthesis for FPGAs Design Guide, Xilinx, 1995.

Lattice Semiconductor, “HDL Synthesis Coding Guidelines for Lattice Semiconductor FPGAs,” 2005. [Online]. Available: http://www.latticesemi.com/lit/docs/technotes/tn1008.pdf

T. Luba, Computer design of digital circuits. Warsaw: WKL, 2000, (in Polish).

K. Skahill, VHDL for programmable logic. Addison-Wesley Publishing, 1996.

A. Bukowiec, “Synthesis of finite state machines for FPGA devices based on architectural decomposition,” Ph.D. dissertation, Uniwersytet Zielonogórski, 2009.

Downloads

Published

2015-07-07

Issue

Section

ARTICLES / PAPERS / General