Tracing Fault Effects in FPGA Systems
Abstract
The paper presents the extent of fault effects in FPGA based systems and concentrates on transient faults (induced by single event upsets – SEUs) within the configuration memory of FPGA. An original method of detailed analysis of fault effect propagation is presented. It is targeted at microprocessor based FPGA systems using the developed fault injection technique. The fault injection is performed at HDL description level of the microprocessor using special simulators and developed supplementary programs. The proposed methodology is illustrated for soft PicoBlaze microprocessor running 3 programs. The presented results reveal some problems with fault handling at the software level.
References
C. Bolchini, A. Miele, and C. Sandionigi, “TMR and partial dynamic reconfiguration to mitigate SEU faults in FPGA,” in IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2007, pp. 87–95.
F. L. Kastensmidt, L. Carro, and R. Reis, Fault-tolerance techniques for SRAM-based FPGAs. Springer, 2006, ISBN-10 0-387-31068-1.
U. Legat, A. Biasizzo, and F. Nowak, “On-line self-recovery of embedded multi-processor SOC on FPGA using dynamic partial reconfiguration,” Information Technology and Control, vol. 41, no. 2, pp. 116–124, 2012.
A. Lesea et al., “The rosetta experiment: atmospheric soft error rate testing in differing technology FPGAs,” IEEE Transactions on Materials Reliability, September 2005.
“Device Reliability Report,” Xilinx Corporation, November 2013, UG 116 (v. 9.6).
Neutron induced Single Event Upsets FAQ, Microsemi 55800021- 0/8.11, August 2011.
Overview of iRoC Technologies Report, “Radiation results of the SER tests of Alcatel FPGA,” December 2005, 55900061-0/8.06.
J. S. Monson, M. Wirthlin, and B. Hutchings, “A fault injection analysis of Linux operating on an FPGA-embedded platform,” International Journal of Reconfigurable Computing, vol. 2012, p. 11, 2012, Article ID 850487, doi:10.1155/2012/850487.
M. Wegrzyn, F. Novak, A. Biasizio, and M. Renovell, “Functional testing of processor cores in FPGA based applications,” Computing and Informatics, vol. 28, no. 1, pp. 97–113, 2009.
P. Gawkowski and J. Sosnowski, “Software implemented fault detection and fault tolerance mechanisms, part II,” Electronics and Telecommunications Quarterly, vol. 51, no. 3, pp. 495–508, 2005.
I. Koren and C. M. Krishna, Fault tolerant systems. Elsevier, Inc., 2007.
A. R. Pandey and H. J. Patel, “Reconfiguration technique for reducing test time and test data volume in Illinois Scan Architecture Based Designs,” in IEEE VLSI Test Symposium, 2002, pp. 9–15.
M. Renovell, J. M. Portal, J. Figueras, and Y. Zorian, “Testing the interconnect of RAM based FPGAs,” IEEE Design and Test of Computers, vol. 15, no. 1, pp. 45–50, 1998.
J. Sosnowski and M. Pawłowski, Universal and application dependent testing of FPGAs, EDCC-2 Companion Workshop on Dependable Computing. AMK Press, 1996, pp. 111–120, ISBN 83-906582-0-8.
M. Rozkovec, J. Jeníˇcek, and O. Novák, “Application dependent FPGA testing method,” in 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, 2010.
J. Sosnowski and M. Pawłowski, “Improving Testability in systems with FPGAs,” in 22nd Euromicro Conference Beyond 2000: Hardware/ Software design Strategies Short Contributions, W. Bob, Ed. IEEE Computer Society Press, 1996, pp. pp. 236–241, ISBN 0-8186-7703-1.
M. B. Tahoori, E. J. McCluskey, M. Renovell, and P. Faure, “A multiconfiguration strategy for an application dependent testing of FPGAs,” in 22nd IEEE VLSI Test Symposium, 2004, pp. 154–159.
G. G. Cieslewski, A. D. George, and A. M. Jacobs, “Acceleration of FPGA fault injection through multi-bit testing,” in Engineering of Reconfigurable systems and Algorithms, July 2010.
S. Rudrakshi, V. Midasala, and S. N. Bhavanam, “Implementation of FPGA based fault injection Tool (FITO) for testing fault tolerant designs,” IACSIT International Journal of Engineering and Technology, vol. 4, no. 5, pp. 522–526, October 2012.
A. Lesea, Continuing experiments of atmospheric neutron effects on deep submicron integrated circuits. Xilinx Corporation, October 2011, WP286.
K. Chapman, SEU strategies for Virtex – 5 devices. Xilinx Corporation, 2010, XAP864 (v.2).
PicoBlaze 8-bit Embedded Microcontroller, “User Guide for Spartan-3, Virtex-II, andVirtex-II Pro FPGAs,” November 21 2005, www.xilinx.com, 1-800-255-7778 UG129 (v1.1.1).
J. Sosnowski, “Software-based self-testing of microprocessors,” Journal of Systems Architecture, vol. 52, pp. 257–271, 2006.
B. Dutton and C. Stroud, “Soft core embedded processor based built-in self-test of FPGAs,” in 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2009.
B. Dutton and C. Stroud, “Built-in self-test of programmable input/output tiles in Virtex-5, FPGAs,” in IEEE Southeastern Symposium on System Theory, 2009, pp. 235–239.
S. K. Venishetti, A. Akoglu, and R. Kalra, “Huerarchical built-in selftesting and FPGA based healing methodology for system on chip,” in IEEE 2nd NASA/ESA Conference on Adaptive Hardware and Systems, 2007.
Downloads
Published
Issue
Section
License
1. License
The non-commercial use of the article will be governed by the Creative Commons Attribution license as currently displayed on https://creativecommons.org/licenses/by/4.0/.
2. Author’s Warranties
The author warrants that the article is original, written by stated author/s, has not been published before, contains no unlawful statements, does not infringe the rights of others, is subject to copyright that is vested exclusively in the author and free of any third party rights, and that any necessary written permissions to quote from other sources have been obtained by the author/s. The undersigned also warrants that the manuscript (or its essential substance) has not been published other than as an abstract or doctorate thesis and has not been submitted for consideration elsewhere, for print, electronic or digital publication.
3. User Rights
Under the Creative Commons Attribution license, the author(s) and users are free to share (copy, distribute and transmit the contribution) under the following conditions: 1. they must attribute the contribution in the manner specified by the author or licensor, 2. they may alter, transform, or build upon this work, 3. they may use this contribution for commercial purposes.
4. Rights of Authors
Authors retain the following rights:
- copyright, and other proprietary rights relating to the article, such as patent rights,
- the right to use the substance of the article in own future works, including lectures and books,
- the right to reproduce the article for own purposes, provided the copies are not offered for sale,
- the right to self-archive the article
- the right to supervision over the integrity of the content of the work and its fair use.
5. Co-Authorship
If the article was prepared jointly with other authors, the signatory of this form warrants that he/she has been authorized by all co-authors to sign this agreement on their behalf, and agrees to inform his/her co-authors of the terms of this agreement.
6. Termination
This agreement can be terminated by the author or the Journal Owner upon two months’ notice where the other party has materially breached this agreement and failed to remedy such breach within a month of being given the terminating party’s notice requesting such breach to be remedied. No breach or violation of this agreement will cause this agreement or any license granted in it to terminate automatically or affect the definition of the Journal Owner. The author and the Journal Owner may agree to terminate this agreement at any time. This agreement or any license granted in it cannot be terminated otherwise than in accordance with this section 6. This License shall remain in effect throughout the term of copyright in the Work and may not be revoked without the express written consent of both parties.
7. Royalties
This agreement entitles the author to no royalties or other fees. To such extent as legally permissible, the author waives his or her right to collect royalties relative to the article in respect of any use of the article by the Journal Owner or its sublicensee.
8. Miscellaneous
The Journal Owner will publish the article (or have it published) in the Journal if the article’s editorial process is successfully completed and the Journal Owner or its sublicensee has become obligated to have the article published. Where such obligation depends on the payment of a fee, it shall not be deemed to exist until such time as that fee is paid. The Journal Owner may conform the article to a style of punctuation, spelling, capitalization and usage that it deems appropriate. The Journal Owner will be allowed to sublicense the rights that are licensed to it under this agreement. This agreement will be governed by the laws of Poland.
By signing this License, Author(s) warrant(s) that they have the full power to enter into this agreement. This License shall remain in effect throughout the term of copyright in the Work and may not be revoked without the express written consent of both parties.
